

5/FRS

09/926705

JCO3 Rec'd PCT 05 DEC 2001

1

SPECIFICATION

TITLE OF THE INVENTION

5 MULTIPLEX COMMUNICATION SYSTEM AND
 ITS SIGNAL PROCESSING METHOD

10 This application is the national phase under 35 U.S.C.
 § 371 of PCT International Application No. PCT/JP01/02953
 which has an International filing date of April 5, 2001,
 which designated the United States of America and was not
 published in English.

TECHNICAL FIELD

15 The present invention relates to a multiplex
 communication system and its signal processing method.

BACKGROUND ART

20 As communication schemes of a multiplex communication
 system that carries out communications by multiplexing
 digital signals of multiple channels, there are FDMA
 (Frequency Division Multiplex Access), TDMA (Time Division
 Multiplex Access), CDMA (Code Division Multiplex Access) and
 the like. Fig. 1 is a block diagram showing a configuration
25 of a conventional direct sequence CDMA base station
 transmitter. In this figure, the reference numeral 1
 designates a digital modulation circuit that carries out
 data modulation and direct sequence CDMA modulation of coded
 transmission data of multiple channels to generate spread
30 modulation signals each with an in-phase I component and a

quadrature Q component, and that carries out multiplex processing of the I components and Q components of the channels independently, thereby generating a digital multiplex signal with an I component and a Q component. The reference numeral 2 designates a digital filter for band-limiting the I and Q components of the digital multiplex signal independently; and 3 designates a D/A converter for converting the I and Q components into analog signals, respectively, thereby generating analog baseband signals of the I and Q components. The reference numeral 4 designates a quadrature modulation circuit for converting the analog baseband signals of the I and Q components into an RF signal; 5 designates a transmitting amplifier for amplifying the RF signal; and 6 designates a transmitting antenna.

Next, the operation will be described.

The digital modulation circuit 1 separates the coded transmission data of each channel to the I and Q components through the data modulation, followed by the direct sequence CDMA modulation. In addition, the I and Q spread signals of individual channels are summed up separately for the I and Q components by a multiplexing circuit installed in the digital modulation circuit 1, and are output as the I and Q components of the digital multiplex signal. In the direct sequence CDMA scheme, the transmission power of each channel is variable independently. Accordingly, the digital multiplex signal consisting of the I and Q components generated by the digital modulation circuit 1 is multivalued data with amplitude fluctuations.

The digital filter 2 band-limits the digital multiplex signal consisting of the I and Q components, which is the

multivalued data. The D/A converter 3 converts the I and Q components into the analog signals, respectively, thereby generating the analog baseband signals consisting of the I and Q components. The quadrature modulation circuit 4 up-converts the analog baseband signals consisting of the I and Q components to the RF signal. The transmitting amplifier 5 amplifies the RF signal, and transmits the amplified RF signal via the transmitting antenna 6.

In the conventional direct sequence CDMA base station transmitter, the signal level of the analog baseband signal supplied to the quadrature modulation circuit 4 fluctuates because of the multiplexing state of the base station or because of the fluctuations of each channel power. When the signal level of the analog baseband signal supplied to the quadrature modulation circuit 4 exceeds the dynamic range that will achieve good characteristics of the quadrature modulation circuit 4, a drawback can arise because of the degradation in frequency characteristics due to adjacent channel leakage power.

Accordingly, to maintain good quality of the transmission waveform and frequency characteristics even at the maximum power transmission, the quadrature modulation circuit 4 is adjusted such that the signal level of the input analog baseband signal takes a maximum value within the dynamic range that will enable the good characteristics.

In the conventional direct sequence CDMA base station transmitter with the foregoing configuration, the signal level of the analog baseband signal, that is, the dynamic range of the digital multiplex signal generated by the digital modulation circuit 1 becomes the dynamic range

required of the quadrature modulation circuit 4. However, since the digital modulation circuit 1 multiplexes multiple channels, the number and power of which vary greatly, the signal level of the digital multiplex signal fluctuates greatly. As a result, the dynamic range of the analog baseband signal becomes much greater than the dynamic range of the quadrature modulation circuit 4.

On the other hand, when the total power of the variable powers multiplexed by the digital modulation circuit 1 is small, or the number of the multiplexing is small, the signal level of the digital multiplex signal is small. Thus, the analog baseband signal is much smaller than the dynamic range of the quadrature modulation circuit 4. As a result, a carrier leakage component becomes dominant over the RF signal generated by the quadrature modulation circuit 4, thereby causing a problem of the degradation in the waveform quality.

The present invention is implemented to solve the foregoing problem. Therefore, an object of the present invention is to provide a multiplex communication system and its signal processing method that can limit the degradation in the transmission signal waveform quality because of too great or too small an input signal level to the quadrature modulation circuit, and that can correct the signal level in the stages following the quadrature modulation circuit to its normal level. It is achieved by maintaining the input signal level to the quadrature modulation circuit within the dynamic range of the quadrature modulation circuit, even when the signal level of the digital multiplex signal fluctuates because of the multiplexing state of the base

station or because of the power fluctuations of individual channels.

DISCLOSURE OF THE INVENTION

5 According to a first aspect of the present invention, there is provided a multiplex communication system in which signal converting means converts into an analog baseband signal a digital multiplex signal consisting of a plurality of digital signals multiplexed, and in which quadrature
10 modulation means converts the analog baseband signal into an RF signal, the multiplex communication system comprising: scaling calculation means for calculating a scaling factor, which is used for amplitude adjusting processing of the digital multiplex signal, in response to an amplitude of the digital multiplex signal generated by digital modulation
15 means and in accordance with an amplitude range suitable for signal processing by the quadrature modulation means; scaling control means for performing the amplitude adjusting processing of the digital multiplex signal in response to the scaling factor calculated by the scaling calculation
20 means, and for supplying its result to the signal converting means; control signal generating means for generating a correction control signal in response to the scaling factor generated by the scaling calculation means; and signal
25 correcting means for performing, in response to the correction control signal, correction processing of the RF signal output from the quadrature modulation means to cancel out effect of the amplitude adjusting processing carried out by the scaling control means.

30 Thus, it can prevent the degradation in frequency

characteristics because of adjacent channel leakage power that can occur when the input signal level to the quadrature modulation means is too large, and the degradation in waveform quality because of the dominant carrier leakage component of the RF signal that can occur when the input signal level is too small. In addition, it can cancel out the effect of the control by the scaling control means on the RF signal output from the quadrature modulation means, thereby offering an advantage of being able to correct the signal level to its original level.

Here, in the multiplex communication system, the control signal generating means may calculate the scaling factor from an effective value of amplitudes of an in-phase component and a quadrature component of the digital multiplex signal and from a digital conversion value of the amplitude range suitable for the signal processing of the quadrature modulation means, the digital multiplex signal being generated by data modulation followed by direct sequence CDMA modulation of coded transmission data of multiple channels by the digital modulation means.

Thus, in the multiplex communication of the direct sequence CDMA scheme, it can prevent the degradation in frequency characteristics because of adjacent channel leakage power that can occur when the input signal level to the quadrature modulation means is too large, and the degradation in waveform quality because of the dominant carrier leakage component of the RF signal that can occur when the input signal level is too small. In addition, it can cancel out the effect of the control by the scaling control means on the RF signal output from the quadrature

modulation means, thereby offering an advantage of being able to correct the signal level to its original level.

In the multiplex communication system, the control signal generating means may calculate the scaling factor by
 5 $S = \text{INT}\{\log_2(D/Z)\}$, and supply the scaling factor to the scaling control means as a scaling control signal, and the scaling control means may shift up by S bits the digital multiplex signal consisting of the in-phase component and quadrature component generated by the digital modulation
 10 means when the scaling control signal is positive, and shift it down by S bits when the scaling control signal is negative.

Thus, it offers an advantage of being able to achieve the scaling processing easily by the bit shift processing by
 15 the scaling means.

In the multiplex communication system, the control signal generating means may provide the digital conversion value D with a hysteresis characteristic, and carry out S-bit shift up or down of the digital multiplex signal
 20 composed of the in-phase component and quadrature component generated by the digital modulation means.

Thus, even when the effective value of the digital multiplex signal repeats the increase and decrease near the changing point of the scaling factor, it can prevent the
 25 scaling factor from being changed frequently. As a result, it is not necessary for the scaling control means to carry out the bit shift processing frequently, and for the control signal generating means to generate the attenuation control signal frequently, thereby making it possible to improve the
 30 stability of the operation.

In the multiplex communication system, the control signal generating means may supply the signal correcting means with the correction control signal passing through RAMP processing that is performed in response to the correction control signal generated at a predetermined time before and the correction control signal generated at present.

Thus, it can smooth the variations in the correction control signal to be supplied, thereby offering an advantage of being able to prevent the degradation in the frequency characteristics because of the abrupt change in the correction control signal.

According to a second aspect of the present invention, there is provided a signal processing method of a multiplex communication system in which signal converting means converts into an analog baseband signal a digital multiplex signal consisting of a plurality of digital signals multiplexed, and in which quadrature modulation means converts the analog baseband signal into an RF signal, the signal processing method comprising the steps of:

calculating a scaling factor, which is used for amplitude adjusting processing of the digital multiplex signal, in response to an amplitude of the digital multiplex signal generated by digital modulation means and in accordance with an amplitude range suitable for signal processing by the quadrature modulation means; performing the amplitude adjusting processing of the digital multiplex signal in response to the scaling factor calculated, and for supplying its result to the signal converting means; generating a correction control signal in response to the scaling factor

generated; and performing, in response to the correction control signal, correction processing of the RF signal output from the quadrature modulation means to cancel out effect of the amplitude adjusting processing.

5 Thus, it can prevent the degradation in frequency characteristics because of adjacent channel leakage power that can occur when the input signal level to the quadrature modulation means is too large, and the degradation in waveform quality because of the dominant carrier leakage component of the RF signal that can occur when the input
10 signal level is too small. In addition, it can cancel out the effect of the control by the scaling value on the RF signal output from the quadrature modulation circuit, thereby offering an advantage of being able to correct the
15 signal level to its original level.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a block diagram showing a configuration of a conventional direct sequence CDMA base station transmitter;

20 Fig. 2 is a block diagram showing a configuration of an embodiment 1 of the direct sequence CDMA base station transmitter in accordance with the present invention;

Fig. 3 is a characteristic diagram illustrating characteristics of a variable attenuation circuit;

25 Fig. 4 is a diagram illustrating the operation of a scaling factor calculation circuit;

Fig. 5 is a diagram illustrating the operation of a scaling factor calculation circuit of an embodiment 2 of the direct sequence CDMA base station transmitter in accordance
30 with the present invention;

Fig. 6 is a block diagram showing a configuration of an embodiment 3 of the direct sequence CDMA base station transmitter in accordance with the present invention; and

Fig. 7 is a diagram illustrating the operation of the embodiment 3 of the direct sequence CDMA base station transmitter in accordance with the present invention.

BEST MODE FOR CARRYING OUT THE INVENTION

The best mode for carrying out the invention will now be described with reference to the accompanying drawings to explain the present invention in more detail.

EMBODIMENT 1

Fig. 2 is a block diagram showing a configuration of an embodiment 1 of the direct sequence CDMA base station transmitter in accordance with the present invention. In this figure, the reference numeral 1 designates a digital modulation circuit (digital modulation means) that carries out data modulation and direct sequence CDMA modulation of coded transmission data of multiple channels to generate a spread modulation signal with an in-phase I component and a quadrature Q component, and that carries out multiplex processing of the I components and Q components of the channels independently, thereby generating a digital multiplex signal with an I component and a Q component.

The reference numeral 11 designates a scaling circuit (scaling control means) for controlling the signal level of the digital multiplex signal consisting of the I and Q components generated by the digital modulation circuit 1, in response to a scaling control signal that will be described later. The reference numeral 2 designates a digital filter

for band-limiting the I and Q components of the digital multiplex signal independently; and 3 designates a D/A converter (signal converting means) for converting the I and Q components into corresponding analog signals, thereby
5 generating analog baseband signals of the I and Q components. The reference numeral 4 designates a quadrature modulation circuit (quadrature modulation means) for converting the analog baseband signals of the I and Q components into an RF signal; 12 designates a variable attenuation circuit (signal
10 correcting means) for attenuating the signal level of the RF signal output from the quadrature modulation circuit 4 in response to an attenuation control signal that will be described later. The reference numeral 5 designates a transmitting amplifier for amplifying the RF signal; and 6
15 designates a transmitting antenna.

The reference numeral 13 designates an effective value calculation circuit (scaling calculation means) for calculating effective values of the digital multiplex signal consisting of the I and Q components generated by the
20 digital modulation circuit 1; and 14 designates a scaling factor calculation circuit (scaling calculation means) for calculating a scaling factor in accordance with the effective value of the digital multiplex signal calculated by the effective value calculation circuit 13 and in
25 accordance with a digital conversion value of a desired level to be supplied to the quadrature modulation circuit 4 from a section consisting of the stages from the scaling circuit 11 to the D/A converter 3, and for supplying its output to the scaling circuit 11 and to an attenuation
30 control signal generating circuit 15 that will be described

later as the scaling control signal.

The reference numeral 15 designates the attenuation control signal generating circuit (control signal generating means) for generating the attenuation control signal in response to the scaling control signal supplied from the scaling factor calculation circuit 14 and the characteristics of the variable attenuation circuit 12; and 16 designates a D/A converter for carrying out the D/A conversion of the attenuation control signal, and supplies its output to the variable attenuation circuit 12.

Next, the operation will be described.

The digital modulation circuit 1 separates the coded transmission data of each channel to the I and Q components through the data modulation, followed by the direct sequence CDMA modulation. In addition, the I and Q spread signals of individual channels are summed up separately for the I and Q components by a multiplexing circuit installed in the digital modulation circuit 1, and are output as the I component and the Q component of the digital multiplex signal. In the direct sequence CDMA scheme, the transmission power of each channel is variable independently. Accordingly, the digital multiplex signal consisting of the I component and the Q component generated by the digital modulation circuit 1 is multivalued data including amplitude fluctuations.

The effective value calculation circuit 13 calculates the effective value of the digital multiplex signal consisting of the I and Q components generated by the digital modulation circuit 1 by the following expression (1).

$$Z = \{ (1/T) \sum (DI^2 + DQ^2) \}^{1/2} \quad (1)$$

where Z is the effective value of the digital multiplex signal; T is a predetermined time period in which the effective value is calculated; DI is the signal level of the I component; and DQ is the signal level of the Q component.

The effective value calculation circuit 13 supplies the effective value of the digital multiplex signal it calculates to the scaling factor calculation circuit 14 as the effective value signal.

Receiving the effective value signal supplied from the effective value calculation circuit 13, the scaling factor calculation circuit 14 calculates the scaling factor by the following expression (2) from the effective value of the digital multiplex signal, and the digital conversion value of the desired level for the quadrature modulation circuit 4 supplied from the section consisting of the stages from the scaling circuit 11 to the D/A converter 3.

$$S = D/Z \quad (2)$$

where S is the scaling factor, and D is the digital conversion value.

The scaling factor calculation circuit 14 supplies the scaling factor it calculates to the scaling circuit 11 and to the attenuation control signal generating circuit 15 as the scaling control signal.

Receiving the scaling control signal from the scaling factor calculation circuit 14, the scaling circuit 11 controls the signal level of the digital multiplex signal,

which is composed of the I and Q components and generated by the digital modulation circuit 1, in response to the scaling factor.

The I and Q components of the digital multiplex signal passing through the scaling processing using the scaling factor are given by the following expression (3).

$$\begin{aligned} DI_s &= DI \times S \\ DQ_s &= DQ \times S \end{aligned} \quad (3)$$

where DI_s is the signal level of the I component after the scaling processing, and DQ_s is the signal level of the Q component after the scaling processing.

By thus carrying out the scaling processing, which multiplies the scaling factor and the digital multiplex signal consisting of the I and Q components generated by the digital modulation circuit 1, the scaling circuit 11 can adjust the signal level of the digital multiplex signal consisting of the I and Q components so that the signal level falls appropriately within the dynamic range of the quadrature modulation circuit 4.

Although the scaling factor calculation circuit 14 calculates the scaling factor by expression (2), this is not essential. For example, the scaling factor calculation circuit 14 can calculate the scaling factor by the following expression (4). In this case, the scaling circuit 11 can carry out the scaling processing by bit shift processing.

$$S = \text{INT}\{\log_2(D/Z)\} \quad (4)$$

where INT represents a function of taking an integer.

In this case, when the scaling factor is positive, the scaling circuit 11 shifts up the digital multiplex signal, which is composed of the I and Q components and generated by the digital modulation circuit 1, by S bits, whereas when the scaling control signal is negative, it shifts it down by S bits, thereby achieving the scaling processing.

The digital filter 2 band-limits the digital multiplex signal consisting of the I and Q components, which is output from the scaling circuit 11. The D/A converter 3 converts the I and Q components into corresponding analog signals, thereby generating the analog baseband signals consisting of the I and Q components. The quadrature modulation circuit 4 up-converts the analog baseband signals consisting of the I and Q components to the RF signal.

The attenuation control signal generating circuit 15 generates the attenuation control signal in response to the scaling control signal supplied from the scaling factor calculation circuit 14 and the characteristics of the variable attenuation circuit 12.

Fig. 3 is a characteristic diagram illustrating the characteristics of the variable attenuation circuit. When the scaling factor is S, the attenuation control voltage is obtained as a point VATT separated by $\log_{10}(S)$ [dB] from the reference operating point of the variable attenuation circuit 12. The attenuation control signal generating circuit 15 stores the characteristics of the variable attenuation circuit 12 as illustrated in Fig. 3 as a data table, and generates, in response to the input of the scaling factor, such an attenuation control signal that will

cancel out the effect of the control of the scaling circuit 11 on the RF signal output from the quadrature modulation circuit 4.

5 The D/A converter 16 carries out the D/A conversion of the attenuation control signal, and supplies its output to the variable attenuation circuit 12.

10 In response to the attenuation control signal supplied from the D/A converter 16, the variable attenuation circuit 12 attenuates the signal level of the RF signal output from the quadrature modulation circuit 4, thereby correcting the signal level to its original level by canceling out the effect of the control of the scaling circuit 11 on the RF signal output from the quadrature modulation circuit 4.

15 The transmitting amplifier 5 amplifies the RF signal passing through the correction by the variable attenuation circuit 12, and transmits it via the transmitting antenna 6 in accordance with the RF signal.

20 As described above, the present embodiment 1 is configured such that it calculates the scaling factor for adjusting the signal level of the digital multiplex signal to the appropriate level as the input to the quadrature modulation circuit 4, controls the signal level of the digital multiplex signal by using the scaling factor, and corrects the signal level to its original level in
25 accordance with the scaling factor in the stage after the quadrature modulation circuit 4. As a result, the present embodiment 1 can prevent the degradation in frequency characteristics due to the adjacent channel leakage power that can occur when the input signal level to the quadrature
30 modulation circuit 4 is too large, and the degradation in

the waveform quality due to the dominant carrier leakage component of the RF signal when the input signal level is too small.

In addition, calculating the scaling factor by the scaling factor calculation circuit 14 using the foregoing expression (4) can make the scaling processing easier because in this case it is achieved by the bit shift processing by the scaling circuit 11.

EMBODIMENT 2

In the present embodiment 2, the scaling factor calculation circuit 14 has a hysteresis characteristic in the variable range of the scaling factor in order to output the scaling factor calculated by taking account of the hysteresis characteristic as the scaling control signal.

Next, the operation will be described.

As described above in the embodiment 1, when the scaling factor calculation circuit 14 calculates the scaling factor by expression (4), the scaling circuit 11 can carry out the scaling processing with ease by the bit shift processing. However, when repeating the increase and decrease of the effective value of the digital multiplex signal near a changing point of the scaling factor, the scaling factor will be changed frequently. Thus, this will compel the scaling circuit 11 to carry out the shift processing often, and the attenuation control signal generating circuit 15 to generate the attenuation control signal often.

Fig. 4 is a diagram illustrating the operation of the scaling factor calculation circuit. In this figure, the

reference symbol H designates behavior of the effective value of the digital multiplex signal, which increases near a bit shift threshold value, and then reduces thereafter. When the effective value of the digital multiplex signal varies as indicated by the curve H, the bit shift processing must carry out a bit shift down processing when the effective value of the digital multiplex signal exceeds the threshold value, and a bit shift up processing when the effective value of the digital multiplex signal falls below the bit shift threshold value.

Fig. 5 is a diagram illustrating the operation of the scaling factor calculation circuit of the embodiment 2 of the direct sequence CDMA base station transmitter in accordance with the present invention. In this figure, two threshold values are provided: a bit shift threshold value A for the bit shift down; and a bit shift threshold value B for a bit shift up. In Fig. 5, the reference symbol I indicates a manner in which the effective value of the digital multiplex signal increases. In this case, the bit shift down processing is carried out when the effective value exceeds the bit shift threshold value A. In contrast, the reference symbol J indicates a manner in which the effective value of the digital multiplex signal reduces. In this case, the bit shift up processing is carried out when the effective value falls below the bit shift threshold value B. The curve H indicates a transition of the effective value of the digital multiplex signal as in Fig. 4. The bit shift down processing is carried out when the effective value of the digital multiplex signal increases along the curve H, and exceeds the bit shift threshold value

A. However, when the effective value of the digital multiplex signal decreases below the bit shift threshold value A, the bit shift up processing is not carried out until it falls below the bit shift threshold value B.

5 Thus, even when the effective value of the digital multiplex signal repeats the increase and decrease near the changing point of the scaling factor, the scaling factor is not changed frequently. As a result, it is not necessary for the scaling circuit 11 to carry out the bit shift
10 processing frequently, and for the attenuation control signal generating circuit 15 to generate the attenuation control signal frequently.

As described above, the present embodiment 2 is configured such that the scaling factor calculation circuit
15 14 has the hysteresis characteristic in the variable range of the scaling factor, and outputs the scaling factor calculated in accordance with the hysteresis characteristic as the scaling control signal. Accordingly, the scaling factor is not changed often even when the effective value of
20 the digital multiplex signal repeats the increase and decrease near the changing point of the scaling factor. As a result, it can obviate the need for the scaling circuit 11 to carry out the bit shift processing often, and for the attenuation control signal generating circuit 15 to generate
25 the attenuation control signal frequently, thereby making it possible to improve the stability of the operation.

EMBODIMENT 3

Fig. 6 is a block diagram showing a configuration of
30 an embodiment 3 of the direct sequence CDMA base station

transmitter in accordance with the present invention. In this figure, the reference numeral 21 designates a register for holding the attenuation control signal generated at present; 22 designates a register for holding the
 5 attenuation control signal generated at a predetermined time before; 23 designates a register for holding a RAMP coefficient; and 24 designates a RAMP signal generating circuit for performing RAMP processing in response to the attenuation control signals held in the registers 21 and 22
 10 and in accordance with the RAMP coefficient held in the register 23, and supplies its output to the D/A converter 16.

Since the remaining configuration is the same as that of Fig. 2, the description thereof is omitted here.

Next, the operation will be described.

15 Fig. 7 is a diagram illustrating the operation of the embodiment 3 of the direct sequence CDMA base station transmitter in accordance with the present invention. Referring to Fig. 7 along with Fig. 6 showing the configuration, the present embodiment will be described.

20 The register 21 holds the attenuation control signal L the attenuation control signal generating circuit 15 generates at time t , and the register 22 holds the attenuation control signal M the attenuation control signal generating circuit 15 generates at time $t-1$. The RAMP
 25 signal generating circuit 24 subtracts the attenuation control signal M held in the register 22 from the attenuation control signal L held in the register 21, multiplies the difference by the RAMP coefficient held in the register 23, thereby performing the RAMP processing N,
 30 and supplies the D/A converter 16 with the sum of the result

and the attenuation control signal M as the attenuation control signal. At this time, the attenuation control signal L held in the register 21 is shifted to the register 22.

5 As described above, the present embodiment 3 can smooth the transition of the attenuation control signal generated by the attenuation control signal generating circuit 15, and supplies it to the D/A converter 16. Thus, it can prevent the degradation in the frequency
10 characteristics because of the abrupt change in the attenuation control signal.

Although the foregoing embodiments are described taking an example of the direct sequence CDMA base station transmitter as the multiplex communication system, the scope
15 of the present invention is not limited to these embodiments. For example, it is applicable to a CDMA system using the frequency hopping scheme or infrared rays, or to a multiplex communication system using the FDMA or TDMA scheme. In addition, it is applicable not only to the base station
20 transmitter, but also to a mobile station transmitter.

INDUSTRIAL APPLICABILITY

As described above, the multiplex communication system and its signal processing method in accordance with the
25 present invention can adjust the input signal level to the quadrature modulation circuit such that it falls within the dynamic range of the quadrature modulation circuit, even when the signal level of the digital multiplex signal fluctuates because of the multiplexing state of the base
30 station or the power variations of the individual channels.

Thus, the present invention is suitable for preventing the degradation in the transmission signal waveform quality because of too great or too small an input signal level to the quadrature modulation circuit, and for correcting the
5 level of the signal to its original level in a stage after the quadrature modulation circuit.